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Abstract— The effects of ion species in sputtering depositi-
on process on gate oxide reliability have been experimentally
investigated. The use of xenon (Xe) plasma instead of argon
(Ar) plasma in tantalum (Ta) film sputtering deposition for
gate electrode formation makes it possible to improve the gate
oxide reliability. The Xe plasma process exhibits 1.5 times higher
breakdown field and five times higher 50%-charge-to-breakdown
(QBD). In the Ta sputtering deposition process on gate oxide,
the physical bombardment of energetic inert-gas ion causes to
generate hole trap sites in gate oxide, resulting in the lower
gate oxide reliability. The simplified model providing a better
understanding of the empirical relation between the gate oxide
damage and the inert-gas ion bombardment energy in gate-Ta
sputtering deposition process is also presented.
I. INTRODUCTION
WITH shrinking CMOS device dimension to deep-submicron range, advanced gate technology has
become a paramount important concern. It has been widely
studied that the dual-gate CMOS technology (n poly gate
for NMOS and p poly gate for PMOS) is applicable to
achieve low and symmetric threshold voltages for low
voltage operation and salicide technologies provide low sheet
resistance of gate electrode [1], [2]. For the dual-gate CMOS
process, the scaling of thin gate oxide in VLSI technologies
makes it difficult to suppress gate dopant (boron) penetration
which causes instability, degradation of gate oxide
reliability and degradation of current drivability by polysilicon
gate depletion [3], [4]. Several approaches have been studied
to reduce the boron penetration by using of polysilicon
microstructure effects [5] or nitridation effects of the gate
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oxide [6], [7]. In our understanding, all these methods increase
the process complexity and cost, and thus it makes more and
more difficult for semiconductor industry to continuously
provide the new ULSI products to the marketplace for short
turn-around-time (TAT).
In the course of searching for a new gate material which
could take more important roles than the silicon-gate in terms
of both performance and manufacturability, researchers at
Tohoku University developed a process for synthesizing Ta
films [8], [9] based on the Ultraclean Processing Concept
[10], [11]. We found that Ta-gate MOSFET’s exhibit excellent
threshold voltage ) adjustment for 1 V power supply
voltage in both NMOS and PMOS by controlling the work
function of the gate material (Work Function Engineering)
[12], [13]. Moreover, we also found that Ta-gate electrode
can achieve the required low sheet resistance below 0.2-
m line-width [8], [9]. The good chemical stability allows
the process compatibility with the already-established Si-gate
technology in respect of wet-chemical cleaning treatment.
Other properties of Ta-gate, such as its X-ray absorbability and
its high resistance to copper diffusion, also make it attractive
as a gate material.
Concerning Ta film formation process, we have employed
sputtering deposition method with low energy ( eV)
inert-gas ion irradiation since it offers advantages in terms
of low-temperature [14]. The process temperature for Ta-gate
MOS fabrication must be 700 C or lower to suppress the
thermal reaction between Ta-gate electrode and gate oxide
[8], [9]. It is impossible for thermal chemical vapor deposition
(CVD) process to deposit thin-Ta film on gate oxide at the tem-
perature of 700 C or lower. The sputtering deposition method,
in addition, makes it possible to precisely and simply control
the crystallographic and electrical properties of Ta thin films
grown on SiO [15]. In previous work, however, the intrinsic
breakdown field for Ta-gate MOS capacitors is relatively low
compared to that for conventional in-situ phosphorus doped
polycrystalline silicon (P-doped poly-Si) gate MOS capacitors
in which the gate material was deposited by LPCVD [9]. In the
case of sputtering deposition process, the gate oxide exposed to
plasma is directory bombarded by energetic particles, includ-
ing ions, electrons and photons, potentially causing damage
to the gate oxide. From the standpoint of the yield and the
reliability of real products, gate-metal sputtering deposition
technology for lower plasma-induced gate oxide damage is
0018–9383/98$10.00  1998 IEEE
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Fig. 1. Breakdown field histograms of (a) Ta-gate MOS capacitors for Xe plasma sputtering deposition or Ar plasma sputtering deposition and (b) P
doped poly-Si gate MOS capacitors. Ta was deposited under the identical key parameters as the ion bombardment energy of 20 eV, the normalized ion
flux of 13, the film growth rate of 20 nm/min at room temperature.
strongly required. The purpose of this paper is to demonstrate
for the first time that a gate-Ta sputtering deposition process
featuring low-energy ( eV) xenon (Xe) ion bombardment
improves gate oxide reliability. We also describe the simplified
model which provide a better understandings of the plasma-
induced gate oxide damage dependence on the inert-gas ion
species in sputtering deposition process.
II. EXPERIMENTAL
The samples used in this study were MOS capacitors and
transistors on n-type 8–12 cm (100) CZ silicon wafers and
p-type 0.4–0.6 cm, respectively. The gate oxide was grown
in dry oxygen after modified RCA-cleaning treatment [16] and
hot-H O chemical oxide formation [17], which results in no
roughening of SiO /Si interface. The Ta sputtering deposition
on gate oxide was carried out by using the dual-rf excita-
tion plasma processing equipment which makes it possible
to individually control the key parameters in the sputtering
film deposition process, i.e., the film growth rate, the ion
bombardment energy, the ion flux density, and the substrate
temperature [18]. The ion bombardment energy, defined as
the kinetic energy of individual bombarding ions incident
on the substrate surface, was determined by the potential
difference between the time-averaged plasma potential and
the substrate potential. The time-averaged plasma potential
was accurately measured by the advanced rf plasma probing
method [19]. The ion flux density provided to the wafer
was determined from the measurements of the saturation
ion current on a negatively biased substrate. This plasma
processing equipment was constructed based on the philosophy
of ultraclean technology [10], [11], i.e., the oil-free ultra-high
vacuum exhaust system and the ultraclean gas delivery system
were employed. So, this has enabled us to form Ta films in an
ambient with minimal disturbances of impurities. In this study,
to clarify the effects of inert-gas ion species on gate oxide
reliability in the sputtering deposition process, Ta films were
deposited under the identical key parameters. The gate material
for control samples was in-situ P-doped poly-Si which was
deposited by LPCVD. The single source/drain junctions with
low reverse-bias current was formed by using low-temperature
post-implantation annealing technology [20], resulting in no
thermal reaction between Ta-gate electrode and gate oxide
[8], [9]. The sheet resistance and the junction depth of the
source/drain region was 156 /sq. and 60 nm, respectively.
The samples were finally annealed in a hydrogen atmosphere
at 400 C for 30 min. The important point to note is that
all etching process for pattern definition was performed by
wet-chemical etching. Consequently, there was no cause of
plasma-induced damage in samples other than Ta sputtering
deposition process.
III. RESULTS AND DISCUSSION
A. Effect of Physical Ion-Bombardment on
Gate Oxide Reliability
Fig. 1 compares the breakdown field histograms of
MOS capacitors with Ar plasma sputtering-deposited Ta-gate
electrode, Xe plasma sputtering-deposited Ta-gate electrode,
and LPCVD P-doped poly-Si gate electrode. Ta was deposited
under the identical key parameters as the ion bombardment
energy of 20 eV, the normalized ion flux ( ion flux/Ta flux)
of 13, the film growth rate of 20 nm/min and at room tempera-
ture. Fig. 1(a) shows that the breakdown events of Xe plasma
sputtering-deposited Ta-gate MOS capacitors concentrate at
the breakdown field of 12 MV/cm, which is 1.5 times higher
than those of Ar plasma sputtering-deposited Ta-gate MOS ca-
pacitors. In terms of the breakdown field, the use of Xe plasma
instead of Ar plasma in Ta-gate film sputtering deposition
process can be attained to such gate oxide integrity as conven-
tional P-doped poly-Si gate MOS structure, as shown in Fig. 1.
Fig. 2 shows the comparison of the time-dependent di-
electric breakdown (TDDB) characteristics for 10.2-nm-thick
gate oxide MOS capacitors. TDDB behavior was investigated
under the constant current of 0.1 A/cm by applying posi-
tive voltages to the gate electrode, where an accumulation
layer was formed at the silicon surface. The result of our
experiment clearly shows that Ta-gate MOS capacitors for Xe
plasma sputtering deposition exhibit five times higher 50%
cumulative failures charge-to-breakdown than those
for Ar plasma sputtering deposition. Moreover, Xe plasma
sputtering deposition can suppress the initial random failure.
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Fig. 2. Comparison of TDDB characteristics of MOS capacitors with Xe
plasma sputtering-deposited Ta-gate electrode, Ar plasma sputtering-deposited
Ta-gate electrode, and LPCVD P-doped poly-Si gate electrode. The gate oxide
thickness is 10.2 nm.
Fig. 3. Gate voltage shift of MOS capacitors with 10.2-nm-thick gate oxide
as a function of stress time under the constant substrate-injected current of
0.1 A/cm2.
The TDDB characteristics for Xe plasma sputtering-deposited
Ta-gate is similar to those for LPCVD P-doped poly-Si gate.
Fig. 3 shows the gate voltage shift of MOS capacitors with
10.2-nm-thick gate oxide as a function of stress time under
the constant substrate-injected current of 0.1 A/cm . There is
a slight negative gate voltage shift for Ar plasma sputtering
deposition, whereas there are positive gate voltage shifts for
both Xe plasma sputtering deposition and LPCVD. Since the
flat-band voltage for Ar plasma sputtering-deposited Ta-
gate MOS capacitors before the stress is the same as that for
Xe plasma sputtering-deposited Ta-gate MOS capacitors, there
is no difference of the initial fixed charge density of
the gate oxide between both MOS capacitors [21]. Therefore,
it is obvious that Ar plasma sputtering-deposited Ta-gate
MOS capacitors have more hole trap sites in gate oxide than
the others under process-finished condition. During TDDB
stressing, the generated holes are trapped within the hole trap
sites of gate oxide. More trapped holes increase the cathode
field, which in turn causes a slight negative gate voltage shift
phenomenon under the constant current stressing.
Fig. 4 shows the barrier height at SiO /Si interface as
a function of gate oxide thickness. The barrier height is
determined from the Fowler–Nordheim (FN) current region
of gate current density-gate voltage ( - ) characteristics.
The - characteristics was investigated by applying positive
Fig. 4. Barrier height at SiO2/Si interface as a function of gate oxide
thickness. The barrier height was determined from Fowler–Nordheim current
region of J-V characteristics.
Fig. 5. Comparison of TDDB characteristics of Ta-gate MOS capacitors for
various ion bombardment energy in Xe plasma sputtering deposition process.
The normalized ion flux and the film growth rate are 14 and 20 nm/min,
respectively. The gate oxide thickness is 5.2 nm.
voltages to the gate electrode in which an accumulation layer
was formed at the silicon surface. It can be seen from this data
that the barrier height at SiO /Si interface slightly decreases
as gate oxide thickness decreases. Our interpretation is that
this degradation is mainly due to a distortion of the electric
field in gate oxide with increased proportion of SiO /Si-
interface-microroughness to gate oxide thickness. This data
also demonstrate that Ar plasma sputtering-deposited Ta-gate
MOS capacitors show much lower barrier height than the
others. This fact indicates that Ar plasma sputtering-deposited
Ta-gate MOS capacitors have more hole trap sites in gate
oxide than the others. Since holes trapped in hole trap sites
during - measurement enhance the internal electric field
in gate oxide, the injected electrons have high probability of
tunneling completely through the gate oxide. Therefore, it can
be concluded that the more hole trap sites in gate oxide cause
the lower effective barrier height for electron tunneling, the
lower breakdown field, as shown in Figs. 4 and 1, respectively.
To clarify the influence of the physical bombardment of
energetic inert-gas ion on gate oxide characteristics, TDDB
characteristics was measured on Ta-gate MOS capacitors for
various ion bombardment energy in Xe plasma sputtering-
deposition process, as shown in Fig. 5. The normalized ion flux
and the film growth rate are 14 and 20 nm/min, respectively.
It can be seen that the higher energy ion bombardment in gate-
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Fig. 6. Substrate current (ISUB) and impact ionization ratio (ISUB=ID)
as a function of gate bias at the drain voltage of 5.0 V for n-channel
MOSFET with Xe plasma sputtering-deposited Ta-gate electrode or LPCVD
P-doped poly-Si gate electrode. The effective channel length and the gate
oxide thickness is 1.2 m and 5.4 nm, respectively.
metal sputtering deposition process causes the lower charge-
to-breakdown characteristics. This fact clearly demonstrates
that the plasma-induced gate oxide damage in the gate-metal
sputtering deposition process is mainly due to the physical
bombardment of energetic ion.
B. Hot Carrier Reliability
In this section the validity of Xe plasma sputtering process
described in the previous section is examined experimentally
from the standpoint of hot carrier reliability. The substrate
current and the impact ionization ratio
as a function of the gate bias at the drain voltage of
5 V for n-channel MOSFET with LPCVD P-doped poly-Si
gate electrode and Xe plasma sputtering deposited Ta-gate
electrode are shown in Fig. 6. The gate oxide thickness is
5.4 nm. The substrate current and the drain current
were measured on the MOSFET’s with relatively long
effective channel of 1.2 m in order to eliminate parasitic
effects as short channel behavior. The maximum value of
substrate current for Xe plasma sputtering deposited
Ta-gate MOSFET’s is almost the same as that for con-
ventional P-doped poly-Si gate MOSFET’s. Moreover, both
devices show the same impact ionization value under the
maximum conditions. The stress time dependence of the
maximum transconductance degradation for n-channel
MOSFET with Xe plasma sputtering-deposited Ta-gate elec-
trode or LPCVD P-doped poly-Si gate electrode is shown
in Fig. 7. Hot-carrier stressing tests were performed on n-
channel MOSFET’s with 1.2 m effective channel length.
To compare Xe plasma sputtering-deposited Ta-gate MOS-
FET’s with conventional P-doped poly-Si gate MOSFET’s
in terms of hot-carrier durability, both devices were stressed
at the drain voltage of 5 V and the gate voltage adjusted
to generate the maximum substrate current. The maximum
transconductance is measured at the drain voltage of
1 V. Both devices show the same immunity to hot-carrier-
induced degradation under the same supply voltage. Fig. 8
compares the device lifetime as a function of the substrate
current for n-channel MOSFET’s with Xe plasma sputtering-
deposited Ta-gate electrode or LPCVD P-doped poly-Si gate
Fig. 7. Stress time dependence of maximum transconductance (gmMAX)
degradation for n-channel MOSFET with Xe plasma sputtering-deposited
Ta-gate electrode or LPCVD P-doped poly-Si gate electrode. Both devices
were stressed at the drain voltage of 5.0 V and gate bias adjusted to generate
peak substrate current. The gate oxide thickness is 5.4 nm.
Fig. 8. Hot carrier lifetime plot for n-channel MOSFET with Xe plasma
sputtering-deposited Ta-gate electrode or LPCVD P-doped poly-Si gate elec-
trode. The gate oxide thickness is 5.4 nm. The device lifetime was defined as
a static stressing time during which 10% maximum transconductance (gm)
degradation occurs.
electrode. The device lifetime was defined as a static stressing
time during which 10% maximum transconductance
degradation occurs. It is clearly seen that the both device
lifetime for Xe plasma sputtering-deposited Ta-gate electrode
and LPCVD P-doped poly-Si gate electrode is uniquely plotted
on the line with the slope of 2.06. This suggests that
the threshold energy for generating the interface state for
Xe plasma sputtering-deposited Ta-gate MOSFET’s is the
same as that for conventional LPCVD P-doped poly-Si gate
MOSFET’s. Moreover, it is expected that both devices have
10 years lifetime under practical operational condition, i.e.,
A/ m.
C. Physical Plasma-Damage Model
The effects of the inert-gas ion species in gate-metal sput-
tering deposition process on gate oxide reliability can be
interpreted as simple center-of-mass elastic collision of two
isolated particles. According to the conservation of energy and
momentum, the energy transfer efficiency from impinging
particle (Ar or Xe) to static atom (Si or O) can be written as
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Here, is the mass ratio of impinging particle to static atom.
It is reasonable to suppose that the energetic bombardment
of sputtered Ta particles can be neglected from this model,
because the energy of the impinging Ta particles on gate oxide
is negligible small. The impinging Ta particles on gate oxide
is nearly neutrals, so that they cannot accelerate toward gate
oxide in plasma sheath region. Moreover, the mean free path
of the sputtered Ta particles under the operating gas pressure is
much smaller than the substrate-target distance of this process
chamber, so that there is little impingement of energetic Ta
particle upon gate oxide. The mass ratio of Ar/Si is only
, but that of Xe/Si is [22].
While 97% of the bombarding energy is transferred from the
Ar ion to the Si atom in a single collision, only 58% of the
bombarding energy is transferred from Xe to Si. This suggests
that Xe ion irradiation makes less oxide imperfection related
to the loosely combined and/or broken Si–O bonds compared
with Ar ion irradiation, resulting in less hole trap sites in gate
oxide.
Although it is essential to reduce the ion bombardment en-
ergy on sputtering film deposition process in terms of reduction
of the physical plasma damage to gate oxide, as indicated
by Fig. 5, it has difficulty in making the ion bombardment
energy reductive below the level of several electronvolts. On
RF discharges, in most instances the electron temperature of
plasma and the cyclic change of plasma potential set an inferior
limit of the ion bombardment energy of approximately 20 eV.
Therefore, it is proper to employ large-mass inert-gas in order
to extend the acceptable region of the ion bombardment energy
in gate-material sputtering deposition process.
IV. CONCLUSION
We have described that Xe plasma sputtering-deposited
Ta-gate MOS capacitors show 1.5 times higher breakdown
field and 5 times higher 50%- compared with Ar plasma
sputtering deposition. Moreover, the same immunity to hot-
carrier-induced degradation as conventional LPCVD P-doped
poly-Si gate MOSFET’s can be completely realized at Xe
plasma sputtering-deposited Ta-gate MOSFET’s. In the gate-
metal sputtering deposition process, the physical bombardment
of energetic inert-gas ion causes to generate hole trap sites in
gate oxide, resulting in the lower gate oxide reliability. We
have also proposed the simplified model providing a better
understanding of the empirical relation between the gate oxide
reliability and the inert-gas ion bombardment energy in gate-
metal sputtering deposition process. The sputtering deposition
process using low-energy large-mass ion bombardment suites
for low-temperature gate material formation in future high
speed giga-scale-integration.
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